- Electronics
- Xilinx
The prototype
The prototype PCB was photo-etched in two stages on 10th March 2010, tinned the day after, and then populated two days after then.



Like the XilMezzie, I've soldered wire between the two layers (I can't do PTH).
Again, like XilMezzie, this prototype worked first time, although I wasn't as surprised as the XilMezzie prototype working!
Date last modified:
2019-10-19 20:46:25